unisonic technologies co., ltd UB264A preliminary cmos ic www.unisonic.com.tw 1 of 10 copyright ? 2012 unisonic technologies co., ltd qw-r502-832.a lion battery protection ic for 2-serial, 3-serial, or 4-serial-cell pack (secondary protection) ? description the utc UB264A series is secondary protection ic for 2-, 3-, or 4-cell lithium-ion rechargeable battery packs, and incorporates a high-accuracy voltage detection circuit. the utc UB264A series also includes a high accuracy delay circuit for over voltage detection time without external capacitors. ? features * high-accuracy voltage detection circuit for each cell * overcharge detection voltage n (n=1 to 4): 4.30v to 4.80v (in 50mv steps) * overcharge hysteresis voltag e n (n=1 to 4): -0.52v0.21v, ? 0.39v0.16v, ? 0.26v0.11v, ? 0.13v0.06v, none * delay times for overcharge detection can be set by an internal circuit without external capacitors * output control function via ctl pin * cmos output active ?h? * wide operating voltage range 3.6v to 24v * wide operating temperature range ? 40c ~ +85c * low current consumption: 2.5 a typ. (+25c) at 3.5v for each cell ? ordering information ordering number package packing lead free halogen free UB264Al-p08-r UB264Ag-p08-r tssop-8 tape reel note: xx: serial code, refer serial code list. free datasheet http://
UB264A preliminary cmos ic unisonic technologies co., ltd 2 of 10 www.unisonic.com.tw qw-r502-832.a ? pin configuration ? pin description pin no. pin name description 1 v dd positive power input pin 2 sense positive voltage connection pin of battery 1 3 vc1 negative voltage connection pin of battery 1 positive voltage connection pin of battery 2 4 vc2 negative voltage connection pin of battery 2 positive voltage connection pin of battery 3 5 vc3 negative voltage connection pin of battery 3 positive voltage connection pin of battery 4 6 v ss negative power input pin negative voltage connection pin of battery 4 7 ctl co output control pin 8 co fet gate connection pin for charge ? serial code list model code overcharge detection voltage [v cu ](v) overcharge hystersis voltage [v hc ](v) overcharge detection delay time [t cu ](s) overcharge release delay time [t cl ](ms) output form UB264A aa 4.450.050 -0.390. 16 4.01.0 60.020.0 cmos output active ?h? ab 4.350.050 -0.390. 16 4.01.0 60.020.0 cmos output active ?h? ac 4.500.050 -0.390. 16 4.01.0 60.020.0 cmos output active ?h? ad 4.350.050 -0.390. 16 2.00.5 30.010.0 cmos output active ?h? ae 4.300.050 -0.390. 16 4.01.0 60.020.0 cmos output active ?h? af 4.450.050 -0.390. 16 2.00.5 30.010.0 cmos output active ?h? ag 4.300.050 -0.390. 16 2.00.5 30.010.0 cmos output active ?h? ah 4.400.050 -0.390. 16 4.01.0 60.020.0 cmos output active ?h? free datasheet http://
UB264A preliminary cmos ic unisonic technologies co., ltd 3 of 10 www.unisonic.com.tw qw-r502-832.a ? block diagram oscillator overcharge detector 1 divider control logic vc1 sense overcharge detector 2 vc2 overcharge detector 3 vc3 overcharge detector 4 co v ss ctl v dd free datasheet http://
UB264A preliminary cmos ic unisonic technologies co., ltd 4 of 10 www.unisonic.com.tw qw-r502-832.a ? absolute maximum rating (t a =25c, unless otherwise specified) parameter symbol ratings unit input voltage between v dd and v ss v ds v ss ? 0.3 ~ v ss +26 v input pin voltage v in v ss ? 0.3 ~ v dd +0.3 v co output pin voltage v co v ss ? 0.3 ~ v dd +0.3 v power dissipation (note 2) p d 650 mw operation ambient temperature t opr ? 40 ~ +85 c storage temperature t stg ? 40 ~ +125 c notes: 1. absolute maximum ratings are those values beyond which the device could be permanently damaged. absolute maximum ratings are stress ratings only and functional device oper ation is not implied. 2. when mounted on printed circuit board. ? electrical characteristics (t a =25c, unless otherwise specified) parameter symbol test conditions min typ max unit detection voltage overcharge detection voltage n (n=1, 2, 3, 4) v cun 4.30 ~ 4.80 v, adjustable v cun ? 0.050 v cun v cun + 0.050 v overcharge hysteresis voltage n (n=1, 2, 3, 4) v hcn v hcn = ? 0.520.21v, ? 0.390.16v, ? 0.26 0.11v, ? 0.13 0.06v, none v hcn v delay time overcharge detection delay time t cu 3.0 4.0 5.0 s for ad, af and ag products 1.5 2.0 2.5 overcharge release delay time t cl 40 60 80 ms for ad, af and ag products 20 30 40 overcharge timer reset delay time t tr 10 15 20 ms for ad, af and ag products 5 7.5 10 transition time to test mode (note 1) t tst 40 60 80 ms for ad, af and ag products 20 30 40 ctl pin response time t ctl 3.0 ms input voltage operating voltage between v dd and v ss v dsop 3.6 24 v ctl input ?h? voltage v ctlh v dd 0.95 v ctl input ?l? voltage v ctll v dd 0.4 v input current current consumption during operation i ope v1=v2=v3=v4=3.5v 2.5 10 a current consumption during overdischarge i oped v1=v2=v3=v4=2.3v 2.0 10 a sense pin current i sense v1=v2=v3=v4=3.5v 1.5 6.0 a vc1 pin current i vc1 v1=v2=v3=v4=3.5v -0.5 0 0.5 a vc2 pin current i vc2 v1=v2=v3=v4=3.5v -0.5 0 0.5 a vc3 pin current i vc3 v1=v2=v3=v4=3.5 v -0.5 0 0.5 a ctl pin ?h? current i ctlh v1=v2=v3=v4=3.5 v, v ctl =v dd 1.0 1.5 2.0 a ctl pin ?l? current i ctll v1=v2=v3=v4=3.5 v, v ctl =0 v -0.1 a output current co pin sink current i col v cop =v ss +0.5v 0.4 ma co pin source current i coh v cop =v dd ? 0.5v 20 a note: 1. test conditions: v1=v2=v3=v4=3.5v, v dd v sense +8.5v. free datasheet http://
UB264A preliminary cmos ic unisonic technologies co., ltd 5 of 10 www.unisonic.com.tw qw-r502-832.a ? operating 1. overcharge detection under normal conditions, when the voltage of any one ce ll battery exceeds the overcharge detection voltage (v cu ) during charging, and after the state is retai ned for the overcharge detection delay time (t cu ), co will become ?h?. this state is called overcharge. attaching fet to the co pin provides charge cont rol and a second protection. only the voltages of all the batte ries decreases below the total of the overcharge detection voltage (v cu ) and the overcharge hysteresis voltage (v hc ), and the state is retained for the overcharge release delay time (t cl ) or longer, co will become ?l?. 2. overcharge timer reset when an overcharge release noise that forces the voltage of the battery temporarily below the overcharge detection voltage (v cu ) is input during the overcharge detection delay time (t cu ) from when v cu is exceeded to when charging is stopped, t cu is continuously counted if t he time the overcharge release no ise persists is shorter than the overcharge timer reset delay time (t tr ). under the same conditions, if the ti me the overcharge release noise persists is t tr or longer, counting of t cu is reset once. after that, when v cu has been exceeded, counting t cu resumes. 3. ctl pin the ctl pin is used to control the output voltage of the co pin. in the utc UB264A series, the ctl pin takes precedence over the overcharge detection circuit. ctl pin co pin ?h? normal state (note 1) open ?h? ?l? ?h? ?l? ?h? - ?h? ?l? - note: 1. the state is controlled by the overcharge detection circuit. notes: 1. the reverse voltage ?h? to ?l? or ?l? to ?h? of ctl pin is v dd pin voltage ? 2.8v (typ.), does not have the hysteresis. 2. since the ctl pin implements high resistance of 8m ? to 12m ? for pull down, be careful of external noise application. if an external noise is applied, co may become ?h?. pe rform thorough evaluation using the actual application. free datasheet http://
UB264A preliminary cmos ic unisonic technologies co., ltd 6 of 10 www.unisonic.com.tw qw-r502-832.a ? operating(cont.) 4. test mode in the utc UB264A series, the overcharge detection delay time (t cu ) can be shortened by entering the test mode. the test mode can be set by retaining the v dd pin voltage 8.5 v or more high er than the sense pin voltage for at least 80ms (v1=v2=v3=v4=3.5v, ta=25c). the status is retained by the internal latch and the test mode is retained even if the v dd pin voltage is decreased to the same voltage as that of the sense pi n. when co becomes ?h? when the delay time has elapsed after overcharge detect ion, the latch for retaining the test mode is reset and the utc UB264A series exits from the test mode. t cu /64 co pin test mode battery voltage (n=1 to 4) v cun v hcn pin voltage >8.5v t tst t cl sense pin voltage v dd pin voltage notes: 1. when the v dd pin voltage is decreased to lower than th e uvlo voltage of 2 v (typ.), the utc UB264A series return s to the normal mode. 2. set the test mode when no batteries are overcharged. 3. the overcharge release delay time (t cl ) is not shortened in the test mode. 4. the overcharge timer reset delay time (t tr ) is not shortened in the test mode. free datasheet http://
UB264A preliminary cmos ic unisonic technologies co., ltd 7 of 10 www.unisonic.com.tw qw-r502-832.a ? timing charts 1. overcharge detection operation co pin ctl pin battery voltage (n=1 to 4) v cun t cu or shorter t tr or shorter t tr or longer t cu v hcn t cl 2. overcharge timer reset operation free datasheet http://
UB264A preliminary cmos ic unisonic technologies co., ltd 8 of 10 www.unisonic.com.tw qw-r502-832.a ? typical application circuit (1) 4-serial cell bat1 bat2 bat3 bat4 r4 c4 c3 r3 r2 r1 c1 c2 r vdd c vdd v dd sense vc1 vc2 vc3 v ss ctl co utc UB264A series external input r ctl eb+ eb- fet d p sc protector (2) 3-serial cell bat1 bat2 bat3 c3 r3 r2 r1 c1 c2 r vdd c vdd v dd sense vc1 vc2 vc3 v ss ctl co utc UB264A series external input r ctl eb+ eb- fet d p sc protector free datasheet http://
UB264A preliminary cmos ic unisonic technologies co., ltd 9 of 10 www.unisonic.com.tw qw-r502-832.a (3) 2-serial cell bat1 bat2 r2 r1 c1 c2 r vdd c vdd v dd sense vc1 vc2 vc3 v ss ctl co utc UB264A series external input r ctl eb+ eb- fet d p sc protector constants for external components no. part min typ max unit 1 r1 to r4 0.1 1 10 k ? 2 c1 to c4, c vdd 0.01 0.1 1 f 3 r vdd 50 100 500 ? 4 r ctl 0 100 500 ? notes: 1. the examples of connec tion shown above and the constants will not guarantee successful operation. perform thorough evaluation using the ac tual application to set the constant. 2. set the same constants to r1 to r4 and to c1 to c4 and c vdd . 3. set r vdd , c1 to c4 and c vdd so that the condition (r vdd ) (c1 to c4, c vdd ) 5 10 ? 6 is satisfied. 4. t set r1 to r4, c1 to c4, and c vdd so that the condition (r1 to r4) (c1 to c4, c vdd ) 1 10 ? 4 is satisfied. 5. in some application circuits, even if an overc harged battery is not included, the order of connecting batteries may be restricted to prev ent transient output of co detection pulses when the batteries are connected. perform thorough evaluation with the actual application circuit. 6. since ?h? may be output at co transiently when the battery is being connected, connect the positive terminal of bat1 last in order to prevent t he three terminal protecti on fuse from cutoff. 7. before the battery connection, short-circuit the battery side pins r vdd and r1. 8. in the utc UB264A series, normally input ?h? to the external input, and input ?l? when setting co to ?h?. free datasheet http://
UB264A preliminary cmos ic unisonic technologies co., ltd 10 of 10 www.unisonic.com.tw qw-r502-832.a ? typical application circuit(cont.) (4) 4-serial cell (overheat protection via ptc) notes: 1. the above connection example will not guarantee successful operation. pe rform thorough evaluation using the actual application. 2. a pull-down resistor is included in the ctl pin. to perform overheat protection via the ptc in the utc UB264A series, connect the ptc before connecting batteries. 3. when the power fluctuation is large, co nnect the power supply of the ptc to the v dd pin of the utc UB264A series. 4. since ?h? may be output at co transiently when the battery is being connected, connect the positive terminal of bat1 last in order to prevent t he three terminal protecti on fuse from cutoff. utc assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all utc products described or contained herein. utc products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. the information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. free datasheet http://
|
